

# High Performance Silicon FETs from Ultra-High Density Nanowire Circuits

Dunwei Wang, Bonnie A. Sherrif and James R. Heath\*

Division of Chemistry and Chemical Engineering

California Institute of Technology, MC 127-72

1200 East Californai Blvd

Pasadena, CA 91125

To whom correspondence should be addressed, e-mail: [heath@its.caltech.edu](mailto:heath@its.caltech.edu)

## SUPPORTING INFORMATION

**Calculations of carrier mobilities.** Mobilities of all devices were extracted in the linear triode regions with  $V_{DS} = -0.25V$ . In this region,<sup>11</sup>

$$\mu = \frac{dI_{DS}}{dV_{GS}} \times \frac{L^2}{C_{ox}} \times \frac{1}{V_{DS}}$$


where  $\frac{dI_{DS}}{dV_{GS}}$  is the transconductance and a typical value for our devices is  $\sim 1\mu A/V$ ; L is the

device length and is  $4\mu m$ ;  $C_{ox}$  is the gate capacitance and is  $\sim 5 \times 10^{-15} F$ ;  $V_{DS} = 0.25$  is the source/drain bias.

**Extraction of subthreshold swing.** Subthreshold swing  $S = \frac{dV_{GS}}{d \log(I_{DS})}$  was extracted at current

levels below  $10^{-10} A$ , according to literature methods.<sup>2</sup>

**Drain current vs. top-gate voltages at different bottom gate potentials.** When the top-gate is on, bottom gate modulation is limited and the device is dominated by the top gate.



## Literature for Supporting Information

1. Sze, S. M., *Physics of semiconductor devices*. ed.; Wiley: New York, 1981; 'Vol.' p.

<sup>1</sup> Sze, S. M., *Physics of semiconductor devices*. ed.; Wiley: New York, 1981.

<sup>2</sup> Appenzeller, J.; Lin, Y.-M.; Knoch, J.; Avouris, P. *Phys. Rev. Lett.* **2004**, 93, 196805.